Reconfigurable Current State Array for a Hardware Simulation Accelerator
Original Publication Date: 1989-Sep-01
Included in the Prior Art Database: 2005-Jan-29
This invention provides a way to trade off model size against run speed in a simulation engine. The simulation engine described performs a hardware evaluation of a four-input gate. The concept can be extended to gate with any number of inputs.