CI Bus Load/Store Fast Path
Original Publication Date: 1989-Sep-01
Included in the Prior Art Database: 2005-Jan-29
Disclosed is a circuit for providing a fast path for load and store data of 4 bytes or less to the Channel Controller (CC) chip. This circuit improves system performance by not buffering all loads and stores while providing support for load and stores of up to 128 bytes.