Browse Prior Art Database

High-Speed Channel Data Transfer Logic Disclosure Number: IPCOM000036510D
Original Publication Date: 1989-Oct-01
Included in the Prior Art Database: 2005-Jan-29

Publishing Venue


Related People

Leininger, JC [+details]


This article describes a high-speed channel data and address buffer which may be connected to control and memory hardware in a computer system to allow high-speed channel transfers.