Browse Prior Art Database

Two-Level Internal Bus Arbitration for the System IO Bus Disclosure Number: IPCOM000036532D
Original Publication Date: 1989-Oct-01
Included in the Prior Art Database: 2005-Jan-29

Publishing Venue


Related People

Bailey, RN Mansfield, RL Spencer, AK [+details]


Disclosed is a circuit for providing for a method of attaching three separate bus unit IDs to the System IO (SIO) bus, allowing each logical bus unit ID a partitioned level of bus arbitration within the functional partitions within each bus unit ID.