The following operators can be used to better focus your queries.
( ) , AND, OR, NOT, W/#
? single char wildcard, not at start
* multi char wildcard, not at start
(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*
This guide provides a more detailed description of the syntax that is supported along with examples.
This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.
Concept Search - What can I type?
For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.
Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.
Disclosed is a finite state machine that provides system interface handshaking and data-flow control signals to detect and process Programmed Input/Output (PIO) load/store transactions from the system bus.
English (United States)
This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
100% of the total text.
Page 1 of 2
I/O Channel Controller System Bus Interface Unit Receive Controller
Disclosed is a finite state machine that provides system interface
handshaking and data-flow control signals to detect and process Programmed
Input/Output (PIO) load/store transactions from the system bus.
The receive controller is part of the I/O Channel Controller (IOCC) Bus
Interface Unit (BIU), which also includes a transmit subsystem and an interrupt
The implementation described here has the advantage that its state
assignment is coded to accept the pio_cmp signal (see figure) asynchronously,
saving hardware and increasing performance by eliminating a synchronizing
latch. The validation of cycle parameters is done by separate logic, allowing the
receive controller to start its sequencing in parallel with the validation function,
and the receive controller can abort the cycle cleanly if the parameter checks fail.
A separate counter is loaded and used to terminate system bus transactions after
the correct number of cycles, further reducing the complexity of the controller
Page 2 of 2
[This page contains 3 pictures or other non-text objects]