Browse Prior Art Database

Double-Buffered Burst Direct Memory Access Assisted by Cycle Steal Disclosure Number: IPCOM000036822D
Original Publication Date: 1989-Oct-01
Included in the Prior Art Database: 2005-Jan-29

Publishing Venue


Related People

Davis, GT Mandalia, B Millas, RJ Picon, RJ Queen, LR Sharp, LA [+details]


This article describes a mechanism for data transfer between two processors with large differences in execution speeds using a digital signal processor (DSP) cycle steal capability with a buffered direct memory access (DMA) to do burst data transfers.