Algorithmic Pattern Generation at the Tester
Original Publication Date: 1989-Nov-01
Included in the Prior Art Database: 2005-Jan-29
It is proposed to use automated algorithmic pattern generation (APG) to generate test patterns for any memory configuration used in semiconductor devices. The proposal will reduce test data volume and test time for arrays embedded within level-sensitive scan design (LSSD) logic.