MINIMIZING POWER IN HIGH PERFORMANCE PLAs
Original Publication Date: 1989-Nov-01
Included in the Prior Art Database: 2005-Jan-29
When designing high performance PLAs, minimizing power is a critical design issue. In this article, an algorithm is presented which personalizes the p-device pull-ups in the AND-array to significantly reduce DC power.