Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Alignment Aid for Stud Up Technology

IP.com Disclosure Number: IPCOM000037799D
Original Publication Date: 1989-Jul-01
Included in the Prior Art Database: 2005-Jan-30

Publishing Venue

IBM

Related People

Authors:
Cronin, JE [+details]

Abstract

A semiconductor alignment aid may be formed in a planar surface by placing a vertical metallurgical "stud up" structure generated in the normal process sequence in a large (non-functional) area. The resulting "artificial" valley created on the chip represents the deepest valley on the chip. In so doing, the etching of the studs and insulator result in exposing the stud mask in this area and the stud conductor everywhere else. By wet etching the stud mask preferential from the field and stud metal areas, a topographical alignment aid is created first order to the stud level.