Multiple Pattern Recognition Using Finite STATE Automation
Original Publication Date: 1987-Mar-01
Included in the Prior Art Database: 2005-Feb-01
This article describes a pattern recognition device in which single bits of an incoming data stream are combined with the device's current STATE outputs in order to generate the devices Next State. The State Transition Table is stored in a random-access memory (RAM), allowing ease of change. When the incoming data stream is such that the State Transition ends up at the MATCH STATE, an indication is given. The multiple pattern recognition device may be viewed as a Finite State Machine that can be built from off-the-shelf components with the State Transition Table stored in RAM. The device steps through the State Transition Table (on a realtime basis) based on the incoming data. External output lines can be activated to cause storage of incoming data, the triggering of other devices, and the synchronization of external devices.