Single-Stage Emitter-Coupled Logic Gated Data Latch
Original Publication Date: 1987-May-01
Included in the Prior Art Database: 2005-Feb-01
This article suggests a means of implementing a gated latch with bipolar devices so that it is compatible with emitter-coupled logic (ECL) circuitry in semiconductor devices. The circuitry proposed provides a gated latch function using less silicon area and current or less voltage between the highest and lowest power supply than does presently available circuits. (Image Omitted) The proposed method suggests a means of implementing series gatings without using multiple levels of cascodes. Fig. 1 shows a gated data latch. With a low clock signal, polarity is held in the latch which consists of the J-latch, T1, T2, R1 and R2. Necessary level shiftings as well as the output drivings are provided by T7 and T8. When the clock is UP, the J-latch is diverted while J-data is switched into the latch according to the input datum.