Browse Prior Art Database

SPD and IOA Bus Expander

IP.com Disclosure Number: IPCOM000039853D
Original Publication Date: 1987-Aug-01
Included in the Prior Art Database: 2005-Feb-01

Publishing Venue

IBM

Related People

Authors:
McKinney, CN [+details]

Abstract

A logic analyzer (LA) card, which is an optional feature of the Bus Test Vehicle (BTV), allows attachment of logic analyzer probes to the SPD and IOA bus. The configuration works as described in the following. A block diagram is shown which is representative of the logic card. The SPD bus is passed through receivers which redrive the bus into the card. The bus is then passed to nine special SPD connectors. The connectors allow attachment of logic analyzer pods. The IOA bus is wired directly into the nine IOA connectors. A trigger circuit also receives signals on the IOA bus. The BTV will send a trigger signal to the logic card when an error is detected on the bus or an error injection is performed.