Browse Prior Art Database

Preferred Load Circuit for a Differential Cascode Voltage Switch Logic Tree

IP.com Disclosure Number: IPCOM000039984D
Original Publication Date: 1987-Sep-01
Included in the Prior Art Database: 2005-Feb-01

Publishing Venue

IBM

Related People

Authors:
Thoma, NG [+details]

Abstract

This article describes a load circuit for a differential cascode voltage switch logic tree utilizing precharge devices. In conventional differential cascode voltage switch logic trees are clocked to form a precharge-discharge logic. An inherent part of the circuit is a ground return interrupt device that is shut off to prevent DC current flow during the precharge conditioning portion of (Image Omitted) the operating cycle. This is a non-logic performing device which takes both layout room on the chip, and power to drive the gates. The circuit arrangement disclosed herein eliminates this ground interrupt device to regain the layout room. Also, electrical inadequacies of the conventional circuit are addressed, and it is shown how the modification that eliminates the ground interrupt device also solves the electrical inadequacy.