Large Virtual Storage for Arrays
Original Publication Date: 1987-Dec-01
Included in the Prior Art Database: 2005-Feb-02
A method is described for increasing virtual address space for data arrays. In the IBM System/370, extension of translation can be accomplished by changing the definition of control registers for the Segment Table Origin (STO). The current definition, as illustrated in Fig. 1, does not use bits 20-24. These unused bits can be used to extend the Primary/Secondary Segment Table Length (P/S STL) field to 12 bits, allowing 64 gigabytes addressability. Alternatively, the P/S STL field can be expanded, as shown in Fig. 2, to incorporate only bits 21-24, leaving bit 20 as a mode bit which changes segment table increments to a value other than the current value of 16. As an example, if the segment table increment is changed to 2048, the P/S STL field could then allow 8 terabytes of virtual addressing.