Test Structures for Transistor Chains with Isolation Integrity
Original Publication Date: 1987-Feb-01
Included in the Prior Art Database: 2005-Feb-02
Disclosed is a method for early defect monitoring and diagnosi of semiconductor devices during the manufacturing process. This paper suggests the interconnection of polysilicon (poly) lines to form mazes at the masterslice level.