Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Improvements in Centering Circuits

IP.com Disclosure Number: IPCOM000041312D
Original Publication Date: 1984-Jan-01
Included in the Prior Art Database: 2005-Feb-02

Publishing Venue

IBM

Related People

Authors:
Orengo, G Verhaeghe, M [+details]

Abstract

A centering circuit associated with a buffer capacitor, a charge circuit, and two power-failure command controlled driver switches are widely used in the art, in order to provide symmetrical voltages to a load. Fig. 1 depicts on overall schematic view of the circuitry. In normal mode, the buffer capacitor C is charged by the charge circuit, and driver switches S1 and S2 are opened which cause the centering circuit to be inactive. In the failure mode, say, when a power failure occurs, the buffer capacitor discharges in its load, through driver switches S1 and S2, now closed, the centering circuit being active. The centering circuit, like the one shown in Fig.