Sense Latch Triggering Circuit
Original Publication Date: 1984-Mar-01
Included in the Prior Art Database: 2005-Feb-03
A particular known memory cell utilizes the poly word line and folded metal bit line to minimize the differential noise to the sense amplifier. Using a known constant delay technique, an absolute worst case of delay must be added to assure a sufficient sensing signal. A new technique is used in order to speed up the access time. This is accomplished by having a sense latch triggering circuit that tracks the process and supply voltage, thus assuring an adequate signal to the sense amplifier. The known cell relies on variable triggering level techniques to assure a sufficient sensing signal and a faster access time sort. The present sense latch triggering circuit is designed to set the sense latch at the earliest possible time. It consists of a Sample Word Line (SWL), shown in Fig.