Browse Prior Art Database

Main Storage Cycles Access With RAM Access Performance

IP.com Disclosure Number: IPCOM000042685D
Original Publication Date: 1984-Jun-01
Included in the Prior Art Database: 2005-Feb-04

Publishing Venue

IBM

Related People

Authors:
Bhansali, MM Grimes, DW Martinez, PL [+details]

Abstract

Cycling of main storage at approximately the access speeds of a random- access memory (RAM) allows a reduction in storage access time, improves processor performance, and increases the input/output (I/O) rate. This is done by interleaving storage RAM chips which allows accessing of a second storage location before the access cycle time required for a storage location has been completed. Interleaving storage addresses is a method of arranging storage locations so that their logical sequence is physically altered. All the even addresses are in one chip, and all the odd addresses are in the next. The least significant bit of a storage address determines which one of the two RAM chips will be accessed. RAM technologies specify an access time and a cycle time. Access time is the period for the data transfer to occur.