High Speed CMOS Latch Circuit
Original Publication Date: 1984-Jun-01
Included in the Prior Art Database: 2005-Feb-04
A latch circuit is provided in complementary metal oxide semiconductor (CMOS) technolody which does not use standby power, has a minimum number of devices or transistors, and has a very short transition or set. As illustrated in the figure, P channel transistors are identified by a P and N channel transistors are identified by an N. The latch includes transistors 10, 12, 14 and 16, set logic includes transistors 18, 20, 22, 24, 26, 28, 30 and 32, and an output buffer includes transistors 34 and 36. In the operation of the latch circuit, when the data voltage is high at control electrode D1 and the clock pulse is high at control electrode C1 and, thus the voltage being low at C1, transistors 26 and 30 are turned on and node B is at ground.