Browse Prior Art Database

Non-Overlap Clock Generation Circuit

IP.com Disclosure Number: IPCOM000043729D
Original Publication Date: 1984-Sep-01
Included in the Prior Art Database: 2005-Feb-05

Publishing Venue

IBM

Related People

Authors:
Cases, M Klambatsen, P Levi, R [+details]

Abstract

A clock generation circuit is described which generates two non-overlapping output clock signals from a single input clock signal. The non-overlapping clock generator circuit is shown in Fig. 1 wherein the input clock signal produces the two non-overlapping clock output signals B and C. Fig. 2 shows the input signal waveform A and the resulting non-overlapping output waveforms B and C. The non-overlapping action of this circuit is mainly provided by transistors 7 and 8. Initially, when input A is positive, output B is kept negative by either transistor 4 or 7 which is ON. Output C is kept positive when both transistors 6 and 8 are OFF. As input A begins to change from positive to negative, transistor 4 turns OFF, having no effect on output B since transistor 7 is still turned ON by output C.