Improved Cycle Rate of Main Memory Write Functions
Original Publication Date: 1983-Jan-01
Included in the Prior Art Database: 2005-Feb-06
A technique is described to improve system performance in Memory Write Cycle operations. Memory technologies are restricted by their cycle time specifications (i.e., their cycle time cannot be faster than specified). During consecutive memory cycles, the second cycle cannot be allowed to commence until the specified cycle width of the first cycle has been completed properly. Minimum cycle time specifications insure adequate recovery time for the memory modules' circuits between accesses. System performance is constrained by these memory requirements.