Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Low Power Electrical Level Sensitive Scan Design Latch

IP.com Disclosure Number: IPCOM000045092D
Original Publication Date: 1983-Jan-01
Included in the Prior Art Database: 2005-Feb-06

Publishing Venue

IBM

Related People

Authors:
Banker, DC Barish, AE Ehrlickman, RL [+details]

Abstract

One effect of using LSSD (*) latches, in addition to the cell area loss, is the dissipation of additional power when the testing mode is completed and the product is in normal system mode. This article proposes an LSSD latch implementation which effectively depowers LSSD latches to dissipate 1/7 of normal SRL (Shift Register Latch) power when used in a data path (Fig. 1) and consumes no power when in the clock path (Fig. 2) during normal system state.