The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Bus Arbitration Selection Mechanism

IP.com Disclosure Number: IPCOM000045575D
Original Publication Date: 1983-Apr-01
Included in the Prior Art Database: 2005-Feb-07

Publishing Venue


Related People

Hill, JA Wyatt, VD [+details]


A selection mechanism is described for enabling a data processor to be operated in either an internal or an external bus arbitration mode, with a minimum number of processor module I/O pins being required for this purpose.