Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Soft Clock Stop

IP.com Disclosure Number: IPCOM000045847D
Original Publication Date: 1983-Apr-01
Included in the Prior Art Database: 2005-Feb-07

Publishing Venue

IBM

Related People

Authors:
Chilinski, H Getzlaff, KJ Hajdu, J Richter, S [+details]

Abstract

In microprogram-controlled processors, there are several operation modes for program debugging. In addition to the run mode there is generally an instruction step mode (ISM) and an address compare mode (ACM). In the ISM, only one instruction is executed after actuation of the start key START. Subsequently, the processor status can be observed. In the ACM, actuation of START causes a number of instructions to be executed until the address in the control storage address register (CSAR) and the compare value in the compare address register (CA-REG) match, which is determined by comparer (COMP). Then, the processor status is again observed.