The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

LSSD Scan Path Truncated to Minimum Length for Testing

IP.com Disclosure Number: IPCOM000046015D
Original Publication Date: 1983-May-01
Included in the Prior Art Database: 2005-Feb-07

Publishing Venue


Related People

Moser, JJ [+details]


A design technique called Level Sensitive Scan Design (LSSD) is commonly used today in the design of VLSI logic structures. One advantage of LSSD is in simplifying test generation by making each shift register latch (SRL) memory element a scannable test point, but one result of this is large test data volume since the data to be scanned in and out must accompany each test pattern.