Simultaneous Compare of Multi-Test Pattern Results During Lsi/Vlsi Component Testing
Original Publication Date: 1983-Jul-01
Included in the Prior Art Database: 2005-Feb-07
In existing testing techniques in which test patterns are cyclically applied to an LSI logic or memory chip device, one pattern at a time, the tester reads the outputs from the chip at each cycle, compares with the expected outputs from the tester's memory, and makes pass/fail decisions. Since the memory cycle time of the tester itself is generally slower than the newer technology LSI chips being tested, the memory cycle time of the tester limits the speed with which the overall test operation can be conducted. Some LSI parts require hundreds of thousands of test patterns to insure their functionality. Hence, reducing the cycle time of each test pattern will result in overall reduction in device test time.