Frequency Divider and Phase Shifter for Generating Symmetrical Waveforms
Original Publication Date: 1983-Aug-01
Included in the Prior Art Database: 2005-Feb-07
To divide by an integer n, this frequency divider consists of n flip-flops: FF1, FF2,...,FFn. As shown in Fig. 1, the incoming frequency f is fed to one input of an exclusive-OR gate 10 and to a delay circuit 11. The output fd of delay circuit 11 forms the second input of exclusive-OR gate 10. On output 12, a pulse train fp with twice the frequency of f is generated and fed as clocking pulses to the CLK inputs of the flip-flops FF1 to FFn. Their outputs Q1, Q2,...,Qn are fed to the data inputs D2, D3,...,Dn, and D1, with the exception that the signal Qn of the last flip-flop FFn is gated via an inverter 13 to the data input D1 of flip-flop FF1. Signal Q1 of FF1 provides the desired frequency and is in phase with original frequency f, whereas signals Q2,...