Browse Prior Art Database

Ternary Logic Memory Elements

IP.com Disclosure Number: IPCOM000046681D
Original Publication Date: 1983-Aug-01
Included in the Prior Art Database: 2005-Feb-07

Publishing Venue

IBM

Related People

Authors:
Maholick, AW [+details]

Abstract

The ternary equivalents of several, commonly used memory elements are described. Figs. 1A and 1B illustrate a master-slave, set-reset flip-flop. The state of the master flip-flop is changed at clock time T and is transferred to the slave at the not-clock T time, i.e., on the inverted clock time delayed one pulse, T+1. Fig. 1B shows a variation where the not-clock time is eliminated and replaced with internally derived clocking. The logic is self-explanatory, and the function of the ternary inverter 1 is described in the mnemonic table 2 in Fig. 1B. A ternary delay element, such as a delay flip-flop (called a "D" flip-flop or shift cell), is the simplest of memory elements to describe. The output is simply that of the input, delayed one clock time. A circuit diagram is shown in Fig. 2.