MTL Array Restore Technique
Original Publication Date: 1982-Feb-01
Included in the Prior Art Database: 2005-Feb-08
This technique includes a circuit that is triggered to restore an array of merged transistor logic (MTL) cells to a reference that tracks with the cells and then resets itself automatically. By employing this technique, the need for generating a fixed restore time is eliminated, resulting in an improved array cycle time. An MTL memory cell is described in some detail in U.S. Patent 4,158,237.