Clock Driver With Universal Trigger Input
Original Publication Date: 1982-Feb-01
Included in the Prior Art Database: 2005-Feb-08
This is a clock driver circuit having a universal trigger input delay stage which provides a high input triggering threshold and an output waveform that is insensitive to the rise time of the input signal. Also, a high driver gate bootstrap level and high operation are provided.