Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Integrated Circuit Chip Passivation Etching Technique

IP.com Disclosure Number: IPCOM000049285D
Original Publication Date: 1982-Apr-01
Included in the Prior Art Database: 2005-Feb-09

Publishing Venue

IBM

Related People

Authors:
Betz, PW Motsiff, WT [+details]

Abstract

This technique reduces fracturing and chipping of integrated circuit passivation layers during chip dicing by removing a narrow strip of the passivating layer around the perimeter of individual chips at the time via holes are etched through the passivation layer.