Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Avoidance of Address Generation Interlock Delays on Branch Instructions

IP.com Disclosure Number: IPCOM000050221D
Original Publication Date: 1982-Sep-01
Included in the Prior Art Database: 2005-Feb-10

Publishing Venue

IBM

Related People

Authors:
Rao, GS [+details]

Abstract

A decode history table is a device that predicts the outcome of conditional branches using the past history of the branch. The prediction accuracy of the table is in the range of 80 percent - 95 percent depending upon table size and sophistication. A significant number of conditional branches branmcare interlocked for address generation with earlier instructions. The interlocked address is significant in the decode/address generation phase only for the hedging fetches for the branch target instructions.If the interlock is on a conditional branch that eventually proves to be not taken, then waiting until address generation is complete for successful completion of the branch decode is an unnecessary delay.