Dismiss
The InnovationQ application will be updated on Sunday, May 31st from 10am-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Timing Analysis Model with Micro Block

IP.com Disclosure Number: IPCOM000050515D
Original Publication Date: 1982-Nov-01
Included in the Prior Art Database: 2005-Feb-10

Publishing Venue

IBM

Related People

Authors:
Cheng, DD Hitchcock, RB Smith, GL [+details]

Abstract

Timing Analysis (TA) runs are preceded by steps in which all hardware logic is reduced to micro circuit blocks with delays. The following describes a means of marking the blocks with TA flags and the programs for interpreting the flags. These operate in such a way that it is possible to obtain the full TA modeling capability without losing any delay information.