Browse Prior Art Database

High Throughput Logic

IP.com Disclosure Number: IPCOM000051333D
Original Publication Date: 1981-Jan-01
Included in the Prior Art Database: 2005-Feb-10

Publishing Venue

IBM

Related People

Authors:
Rhodes, KE [+details]

Abstract

A test sequence comprising groups of coherent subsequences is performed rapidly by storing, with each test instruction in the sequence, the address for the next instruction in the sequence if the test is passed and, in addition, the address for an alternate next instruction should the test not be passed. This technique is particularly useful in routines such as the matrix or feature examination of a character image for character recognition, since each instruction contains the information necessary to immediately bypass subsequent tests which become unnecessary due to the passing or failure of any particular test.