Microprocessor Program Trace Control Utilizing I/O or Memory Mapped Trap Activation
Original Publication Date: 1981-Apr-01
Included in the Prior Art Database: 2005-Feb-11
A microprocessor (MPU) program trace control arrangement which utilizes I/O or memory mapped trap activation is described. Through appropriate hardware and software support, it enables monitoring software support activity by using instruction step and address compare.