Digital Clock Extraction Circuit
Original Publication Date: 1981-Jun-01
Included in the Prior Art Database: 2005-Feb-11
A digital clock extraction circuit is provided for extracting a receive clock from a phase-encoded receive data signal. The extracted clock can be used to demodulate data received on a serial interface, to sample and deserialize the data, and to provide binary data. This digital clock extraction circuit provides increased noise immunity.