Run Scan Synch Circuit for Josephson Logic Chips
Original Publication Date: 1981-Jun-01
Included in the Prior Art Database: 2005-Feb-11
In Josephson logic technology, as well as in other logic technologies, circuit is required which will control the logic operation as to its normal operation (RUN) and level sensitive scan detection (LSSD) loading and unloading (SCAN). This circuit controls the RUN and SCAN operations for either a single-cycle operation (SCO) or a multiple-cycle operation (MCO).