Browse Prior Art Database

Method to Greatly Increase the Wirability of Semiconductor Logic Chips Disclosure Number: IPCOM000052885D
Original Publication Date: 1981-Jul-01
Included in the Prior Art Database: 2005-Feb-11

Publishing Venue


Related People

Shott, FA Slishman, GR [+details]


Logic design engineers generally interconnect basic circuit/cell blocks based on logic function and timing needs and without regard to the physical placement of these blocks into the semiconductor.