Browse Prior Art Database

Ground Down Receiver

IP.com Disclosure Number: IPCOM000053298D
Original Publication Date: 1981-Sep-01
Included in the Prior Art Database: 2005-Feb-12

Publishing Venue

IBM

Related People

Authors:
Blumberg, RJ Norsworthy, JP [+details]

Abstract

A receiver circuit has been designed to interface ground-down emitter-coupled logic (ECL) levels to Schottky current switch (SCS) levels. The circuit may be used on an LSI logic chip to interface external ground signals to the logic circuits on chip and, additionally, to add little delay to the signal path. A schematic with input and output levels appears in Fig. 1. The output levels are nominal only, and will vary with an on-chip voltage reference in accordance with temperature, power supply, and process variations. The circuit is designed to receive signals from a terminated emitter follower driver, as shown in Fig. 2.