High Speed Decimal Multipliers
Original Publication Date: 1981-Oct-01
Included in the Prior Art Database: 2005-Feb-12
The array format of parallel multipliers make them particularly amenable to high density large-scale integration (LSI). The parallel multiplier (Fig. 1) uses individual recurring array elements (Fig. 2) which are simple to implement with a very dense circuit chip layout.