Browse Prior Art Database

Polysilicon Merged Transistor Logic Device Disclosure Number: IPCOM000054301D
Original Publication Date: 1980-Jan-01
Included in the Prior Art Database: 2005-Feb-13

Publishing Venue


Related People

Feth, GC Weidmann, SK [+details]


Merged transistor logic (MTL) devices, as described in (*), use a p polysilicon base area that completely surrounds the collectors. An improvement to the structures of (*) using self-alignment techniques and which further includes a substantial reduction of parasitic silicon area has been achieved and embodied in a comb-like structure, as shown in Fig. 1.