Browse Prior Art Database

Zero Inhibit Circuit For Pulse-Powered Memory Chips

IP.com Disclosure Number: IPCOM000054436D
Original Publication Date: 1980-Feb-01
Included in the Prior Art Database: 2005-Feb-13

Publishing Venue

IBM

Related People

Authors:
Klein, W Klink, E Najmann, K Wernicke, F [+details]

Abstract

The proposed combination of pulse-powered phase splitters with a decoder inhibit circuit permits a fast cell selection in spite of an average low power dissipation.