Chip Image for Enhanced Physical Macro Placement
Original Publication Date: 1980-Mar-01
Included in the Prior Art Database: 2005-Feb-13
In a masterslice, physical macro placement is limited by any wiring blockages which exist in the chip image. This article proposes a chip image which eases the macro placement problem by minimizing chip blockages (Fig. 1).