CCD Memory with Testing Capability
Original Publication Date: 1980-Mar-01
Included in the Prior Art Database: 2005-Feb-13
This is a charge-coupled device (CCD) memory with a parallel testing capability. The parallel testing capability is obtained by supplying the same test pattern to all the parallel loops on a multi-loop CCD chip and then detecting the respective outputs of each of the parallel loops.