High Density PLA/ROS Arrays with Efficient Use of Active Devices
Original Publication Date: 1980-May-01
Included in the Prior Art Database: 2005-Feb-13
Disclosed is a technique to efficiently use PLA/ROS array diodes. This technique is particularly useful in employing a logic masterslice where the number of devices is limited, but extra wiring channels are available.