The following operators can be used to better focus your queries.
( ) , AND, OR, NOT, W/#
? single char wildcard, not at start
* multi char wildcard, not at start
(Cat? OR feline) AND NOT dog?
Cat? W/5 behavior
(Cat? OR feline) AND traits
Cat AND charact*
This guide provides a more detailed description of the syntax that is supported along with examples.
This search box also supports the look-up of an IP.com Digital Signature (also referred to as Fingerprint); enter the 72-, 48-, or 32-character code to retrieve details of the associated file or submission.
Concept Search - What can I type?
For a concept search, you can enter phrases, sentences, or full paragraphs in English. For example, copy and paste the abstract of a patent application or paragraphs from an article.
Concept search eliminates the need for complex Boolean syntax to inform retrieval. Our Semantic Gist engine uses advanced cognitive semantic analysis to extract the meaning of data. This reduces the chances of missing valuable information, that may result from traditional keyword searching.
An exclusive OR circuit is disclosed, embodied in FET circuit technology, which eliminates the DC current from the interconnection signal path, as has been necessary in the prior art.
English (United States)
This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately
55% of the total text.
Page 1 of 2
Exclusive OR Circuit
An exclusive OR circuit is disclosed, embodied in FET circuit technology,
which eliminates the DC current from the interconnection signal path, as has
been necessary in the prior art.
The figure shows two depletion-mode inverters, the first inverter being
comprised of the depletion-mode load device 1 and the enhancement-mode
active device 2 which are series-connected between the drain voltage VDD and
ground voltage and have their common source and drain connection as the
output node. The first logical input A is applied to the gate of the enhancement-
mode device 2, and the first inverter circuit produces at its output node the
inverted signal A. The second depletion-mode load inverter circuit is comprised
of the depletion-mode FET device 3 and the enhancement-mode FET device 4,
which are series-connected between the drain potential VDD and ground
potential. The logical input value B is input to the gate of the enhancement-mode
active device 4, and the common source/drain node between devices 3 and 4
serves as the inverting output node generating the signal B.
An enhancement-mode FET device 5 is connected as a signal transfer
device with its source connected to the output node of the first inverter circuit to
transfer the inverted signal A, and its gate is connected in common with the gate
of FET device 4 to the input logical signal B. A second enhancement-mode FET
transfer device 6 has its source connected in common with the gate of the FET