Browse Prior Art Database

Memory Power Down Circuit and Word Line Decoder/ Driver under Low Power Supply

IP.com Disclosure Number: IPCOM000055824D
Original Publication Date: 1980-Sep-01
Included in the Prior Art Database: 2005-Feb-13

Publishing Venue

IBM

Related People

Authors:
Boudon, G Denis, B Grandguillot, M Mollier, P Nuez, JP [+details]

Abstract

The circuit shown in Fig. 1 is to be used as a word decoder/driver in a memory having a low power supply. At low power supply voltage, a Darlington scheme cannot be used as a word driver.