Browse Prior Art Database

Efficient Initialization of Latches in Hardware Simulation of Logic

IP.com Disclosure Number: IPCOM000057471D
Original Publication Date: 1988-May-01
Included in the Prior Art Database: 2005-Feb-15

Publishing Venue

IBM

Related People

Authors:
Gabrielson, RM [+details]

Abstract

A primitive latch model has been developed for use on a hardware simulation accelerator which can be directly set (initialized) by the use of nonfunctional logic values at certain inputs. This model makes use of the accelerator's ability to simulate four or more logic values and eliminates a more complex procedure which would otherwise be required to initialize or control a simulation model. With this latch model, all latch elements in a simulation model may be initialized or set by inserting particular data values in the accelerator's data memory (by means of a command referred to as a "PUT_NET" command), rather than by applying a line hold (a command referred to as a "STICK" command) to each latch element.