Browse Prior Art Database

ID SET MODE for MEMORY DEVICE ADDRESS ASSIGNMENT

IP.com Disclosure Number: IPCOM000058251D
Original Publication Date: 1988-Sep-01
Included in the Prior Art Database: 2005-Feb-15

Publishing Venue

IBM

Related People

Authors:
Nishino, K Ohsaki, K Andoh, H Watanabe, S [+details]

Abstract

The ID (identification) set mode allows the system to perform programmable assignment of memory device addresses with the use of a single control line, ID SET. Fig. 1 shows an example of an ID set mode application for a circuit board in which multiple memory devices or chips, MD #1 - MD #N, are implemented. (Image Omitted) Fig. 2 shows a memory device functional block diagram for ID set mode. The memory device has inputs for ID SET (IDS) and CHIP SELECT (CHS). PERSONALIZED (PERS) is an output terminal to propagate the IDS signal to another memory device. MEMORY DEVICE SELECTED (MDS) signal acts to enable the memory device. The memory device can communicate with the system only when the MDS signal is active. As shown in Fig.