Browse Prior Art Database

Peer-To-Peer Fast Bus Arbitration Disclosure Number: IPCOM000058512D
Original Publication Date: 1988-Nov-01
Included in the Prior Art Database: 2005-Feb-15

Publishing Venue


Related People

Cocanougher, D Farrell, R Fukunaga, G [+details]


This article describes a technique for peer-to-peer arbitration wherein any number of peers can be attached to the bus. (Image Omitted) Some arbitration schemes require an input/output control unit (IOCU) chip with three special features. Any number of IOCUs may be connected onto the processor bus (PBUS), yet they must have the same part number or design and must act like one IOCU to the PBUS. Secondly, the arbitration scheme must allow for priority usage, and, thirdly, it must use use the fewest number of pins possible. These requirements necessitated designing a new bus to be created for use solely for the IOCU arbitrations. The goal is to minimize the number of pins used by this bus. The usual method of arbitration is to pass the token from IOCU to IOCU whenever the current owner no longer needs the bus.